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Abstract: This paper proposes a new 3-phase multilevel inverter that is able to generate 7 levels in line-to-line voltage
with only 11 switches. The inverter is formed from the 6-switch conventional full-bridge topology with the addition
of 5 bidirectional switches in which 2 of them are shared among the three phases. By doing so, the number of power
switches can be minimized, thus reducing the complexity in generating and controlling PWM signals. A novel voltage
control scheme based on space vector modulation is developed by introducing a virtual vector in every sector of the
vector hexagon. This is to overcome the diculty in decomposing the reference vector in some parts of each sector.
To evaluate the performance of the inverter and the eectiveness of the modulation technique in real time, a hardware
prototype is constructed and the algorithm is implemented on a TMS320F2812 DSP. From the experimental results the
optimum operating range of the inverter is determined to achieve the best output voltage possible with respect to quality
and amplitude.
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1. Introduction
The obvious drawbacks of conventional 2-level, full-bridge inverters have paved the way for multilevel invert-
ers. Multilevel inverters are able to produce near-sinusoidal voltage waveforms that can provide high voltage
capability and reduced harmonic content. These characteristics are preferable in many medium and high-power
applications. For example, in motor drives, the near-sinusoidal voltage waveforms minimize current distortion,
leading to improved motor eciency and the disappearance of vibrating torque. In addition, the low dv/dt
stress prevents motor insulation breakdown.
In general, multilevel inverters can be categorized into 3 major types: the diode-clamped type [1], the
capacitor-clamped type [2], and the cascaded H-bridge cells type [3]. The development of innovative topologies
have ourished of late in response to several issues related to circuit complexity, total cost, eciency, and output
quality. The asymmetric cascaded H-bridge multilevel inverter is an example of those topologies. It is built by
supplying unequal DC voltage amplitudes at each stage of the H-bridge cells [4,5]. In a mixed-level topology
the normal H-bridge cell in a cascaded multilevel inverter is simply replaced by other cell types such as the
diode-clamped-type cell [6,7]. In another topology, known as multistage topology, there are at least 2 stages
in a cascaded multilevel inverter that are of dierent congurations, such as by combining the 3-phase 2-level
full-bridge inverter as the main stage, with H-bridge cells at each arm as the secondary stage [8,9]. To control
these inverters, both high and low switching frequency approaches have been applied. For instance, multicarrier
Correspondence: jaeri@um.edu.my
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PWM strategy [10], space vector modulation [11], and carrier-based space vector modulation [12] fall under high
switching frequency approaches, while voltage vector approximation [13] and selected harmonic elimination [14]
are examples of low switching frequency methods.
Another topology that has gained attention in recent years is the modied full-bridge topology, which is
employed to increase the number of levels in voltage waveforms. This topology utilizes bidirectional switches,
which in turn signicantly reduce the number of switches used as reported in [15]. Here, a single-phase 5-level
modied H-bridge structure is introduced by integrating the conventional H-bridge cell with a bidirectional
switch as an auxiliary circuit to generate 5 levels in the voltage waveforms. The strong trait oered by this
inverter makes the implementation in a grid-connected PV system possible, as presented in [16]. In [17], by
inserting only one additional bidirectional switch in the topology, a 7-level waveform can be obtained. Using
the modied H-bridge cell proposed in [15], a 3-phase structure is then developed for further investigation [18].
Another 3-phase conguration combines the 3-phase, 2-level inverter with 3 bidirectional switches to gain 5-level
line-to-line voltage waveforms at the output [19].
Owing to the superior advantage of this inverter structure in easing the complexity faced in multilevel
inverters via a reduction of the number of switches used, the current paper proposes a 3-phase 11-switch
multilevel inverter based on the modied full-bridge conguration that is able to produce 7-level line-to-line
output voltage waveforms. Section 2 provides the details of the proposed topology regarding its operational
principles at a fundamental frequency. A novel space vector modulation strategy with the application of virtual
vectors is covered in Section 3. Section 4 presents the power loss evaluation and related discussion. Verication
of the inverter's performance by simulation and experiment is discussed in Section 5 and conclusions are drawn
in Section 6.
2. The proposed topology
Figure 1 shows the proposed circuit topology consisting of an auxiliary circuit constructed from 5 bidirectional
switches and a 6-switch full-bridge conguration. The line-to-line output voltage waveform is formed from 7
levels of the following amplitudes: {3Vdc , {2Vdc , {Vdc , Vdc , 2Vdc , 3Vdc , and 0. For operation at the fundamental
frequency in order to obtain stepped waveforms in the line-to-line output voltages, 18 operational modes are
dened within a period in order to achieve 3-phase voltages at the load. Table 1 presents the description of the
18 modes and the status of their corresponding switches.
From Table 1 it can be observed that if the output voltages operate at fundamental frequency f , then
QA1 , QA2 , QB1 , QB2 , QC1 , and QC2 also operate at the same frequency f ; QA3 , QB3 , and QC3 operate
at frequency 2f , and QX and QY operate at frequency 3f . It can also be seen that QA1 , QA2 , and QA3
are exclusively used for phase A ; QB1 , QB2 , and QB3 are utilized for phase B ; and QC1 , QC2 , and QC3
are utilized for phase C . However, in the case of QX and QY , both are shared among the three phases.
This unique feature oered by the proposed topology further helps in reducing the number of switches used,
thus greatly simplifying the circuit complexity. In fact, the proposed topology oers the minimum number of
switches, namely 11 switches, as compared with the 3 well-known topologies that generate the same number
of output voltage levels with 18 switches|a record of 38.89% less in terms of the total number of switches
employed.
3. Modied space vector modulation
A major concern for the proposed inverter to operate at a fundamental frequency is its low order harmonics:
the 7 voltage levels at the line-to-line output voltage have high amplitudes of low order harmonics. Therefore,
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Figure 1. The proposed multilevel inverter circuit topology.
Table 1. Switching sequence of the proposed inverter.
Mode
Active switches
VAB VBC VCAQA1 QA2 QB1 QB2 QC1 QC2 QA3 QB3 QC3 QX QY
1
p p p
0 {3V dc 3V dc
2
p p p p
Vdc {3V dc 2V dc
3
p p p p
2V dc {3V dc Vdc
4
p p p
3V dc {3V dc 0
5
p p p p
3V dc {2V dc {Vdc
6
p p p p
3V dc {Vdc {2V dc
7
p p p
3V dc 0 {3V dc
8
p p p p
2V dc Vdc {3V dc
9
p p p p
Vdc 2V dc {3V dc
10
p p p
0 3V dc {3V dc
11
p p p p
{Vdc 3V dc {2V dc
12
p p p p
{2V dc 3V dc {Vdc
13
p p p
{3V dc 3V dc 0
14
p p p p
{3V dc 2V dc Vdc
15
p p p p
{3V dc Vdc 2V dc
16
p p p
{3V dc 0 3V dc
17
p p p p
{2V dc {Vdc 3V dc
18
p p p p
{Vdc {2V dc 3V dc
a novel PWM modulation technique based on space vector modulation is developed to suit the uniqueness of
the proposed inverter. Table 2 summarizes 4 switching states that can be derived based on Figure 1. State 0
results in VJO = 0 and State 1 leads to VJO = Vdc , while State 2 and State 3 refer to VJO = 2Vdc and VJO =
3Vdc , respectively, where J is the phase identity. Considering only one phase, say phase A, State 0 is achieved
when onlyQA2 is turned on, State 1 appears when QA3 and QY are active, and State 2 is obtained when QX
replaces QY as the active switch together with QA3 . The activation of QA1 alone results in State 3. The same
goes for phases B and C, too.
With respect to the three arms, 46 possible switching state combinations can be created in the form of
SASBSC in which SA denotes the switching state of phase A , SB for phase B , and SC for phase C . Based
on these combinations, the following equations are derived to represent the line-to-line and phase voltages:
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Table 2. Denition of switching states.
Switching states (SJ)
Status of switch
VJOQJ1 QJ2 QJ3 QX QY
0 O On O O O 0
1 O O On O On Vdc
2 O O On On O 2V dc
3 On O O O O 3V dc
J { A, B, C.
24 VABVBC
VCA
35 = Vdc
24 SA   SBSB   SC
SC   SA
35 ; (1)
24 VANVBN
VCN
35 = Vdc
3
24 2SA   SB   SC2SB   SA   SC
2SC   SA   SB
35 : (2)
By applying Park's transformation in Eq. (3) below [20], the voltage vectors can be obtained:

Vd
Vq

=

1   12  12
0
p
3
2  
p
3
2
24 VANVBN
VCN
35 : (3)
It should be noted that in this work, Eq. (3) does not include a coecient of (2/3) or (
p
2=3) to be multiplied
at the right-hand side of the equation as used in some Park's transformation representations.
The generation of voltage vectors takes into account that both QX and QY cannot be active at the same
time as this leads to a short circuit across the voltage supply. Hence, 31 voltage vectors can be created from Eq.
(3). Figures 2a and 2b portray the voltage vectors on a d q plane and the hexagon resulted from the vectors. In
Figure 2a the 18 modes of operation that generate the stepped waveforms as described in Section 2 are located
at the outermost voltage vectors. As seen in Figure 2b, the vector hexagon is dierent from the normal hexagon
for a multilevel inverter generating 7-level line-to-line voltages. The condition imposed in producing the voltage
vectors as mentioned above causes the elimination of 6 vectors of magnitude
p
3Vdc . As a result, each sector
comprises a hexagon and 3 equilateral triangles as opposed to 9 triangles in a normal sector. A problem arises
when decomposing the reference vector in the hexagon within the sector. The 6 nearest vectors that form the
hexagon have to be considered in order to represent the reference vector. This contributes to complications in
computing the switching time of each of the 6 vectors. To avoid this diculty, a novel modulation technique is
developed with the introduction of 6 virtual vectors so that the hexagon within the sector can be divided into
6 virtual triangles as shown in Figure 2c.
Each of the virtual vectors (VV 1 , VV 2 , VV 3 , VV 4 , VV 5 , andVV 6) has a magnitude of
p
3Vdc and is
positioned at the center of each hexagon. With the presence of the virtual triangles as marked by the shaded
region in Figure 2c, any given reference vector can be decomposed with much ease whereby only 2 nearest
vectors are considered. Hence, to calculate the switching time of the 2 vectors, the following apply:
T1;d =

Vref;d   V2;d
V1;d   V2;d

TS ; (4)
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Figure 2. Voltage vectors and the resulting hexagon: (a) voltage vectors; (b) original vector hexagon; (c) modied
vector hexagon with virtual vectors.
T2;d = TS   T1;d; (5)
T2;q =

Vref;q   V2;q
V1;q   V2;q

TS ; (6)
T1;q = TS   T2;q: (7)
Here, V1;d and V2;d are the d -components of the 2 nearest vectors, V1;q and V2;q are the q -components, T1;d
and T2;d are the switching times calculated using the d -components of the vectors, T1;q and T2;q are the
switching times calculated using the q -components of the vectors, and Ts is the sampling time. To obtain T1
175
JAMALUDIN et al./Turk J Elec Eng & Comp Sci
and T2 , the average is calculated below:
T1 =
(T 1;d + T1;q)
2
; (8)
T2 =
(T 2;d + T2;q)
2
: (9)
Eqs. (8) and (9) are true as long as Eqs. (4) and (6) do not become innity. If Eq. (4) becomes innity, then
T1 = T1;q and T2 = T2;q . If Eq. (6) results in innity, then T1 = T1;d and T2 = T2;d . Note that for cases
whereby the reference vector lies within the blank triangles in Figure 2c, the 3 nearest vectors are taken into
consideration as in the conventional space vector modulation concept. The switching time of each vector is
determined by solving the following equations:
V1;dT1 + V2;dT2 + V3;dT3 = Vref;dTS ; (10)
V1;qT1 + V2;qT2 + V3;qT3 = Vref;qTS ; (11)
T1 + T2 + T3 = TS ; (12)
where V3;d is the d-component of the third nearest vector, V3;q is the q -component of the same vector, and T3
is the corresponding switching time for this vector.
4. Power loss evaluation
An estimation of power losses can be made by basing the analysis on the characteristic curves, usually found
in the datasheets of individual power devices. Here, only conduction and switching losses are considered; the
o-state loss is so small that it can be neglected [21]. Mathematical equations that reect the curves can
be derived from the relevant characteristic curves presented in the datasheet [22]. An equation that relates
the voltage drop across the device and the conducted current is used to calculate the conduction loss. As for
switching loss that is due to turn-on and turn-o of the switching device, the energy-loss equation is applied
for the loss estimation. The diode switching loss that results from the reverse recovery process is approximated
using reverse recovery time and reverse recovery current equations.
In this analysis, the power switching devices selected are the IGBT modules IRG4PC40UDPbF. The
diodes used to construct the bidirectional switches are assumed to have the same characteristics as the free-
wheeling diodes in the IGBT modules. From the datasheet the abovementioned equations are obtained and
employed to build the mathematical models that can represent the conduction and switching losses as given in
the following:
PcondS =
1
Tp
Z Tp
0
(3:141e0:003496i(t)   2:296e 0:01392i(t))i(t)dt; (13)
PcondD =
1
Tp
Z Tp
0

1:396e0:009157i(t)   0:5844e 0:1733i(t)

i (t) dt; (14)
EswS = 15:62e
0:009769i(t)   15:62e0:009764i(t); (15)
EswD =
h
16:2e0:003252i(t)   10:4e 0:076497i(t)   1:815e 0:076441i(t) + 1:166e 0:15619i(t)
i
 10 6; (16)
PswS =
1
Tp
X
EswS ; (17)
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PswD =
1
Tp
X
EswD; (18)
Ploss = PcondS + PcondD + PswS + PswD; (19)
where Tp is the period for one cycle, PcondS is the IGBT conduction power loss, PcondD is diode conduction
power loss, EswS is the IGBT switching energy loss, EswD is the diode switching energy loss, PswS is the
IGBT switching power loss, PswD is the diode switching power loss, and Ploss is the total power loss.
The analysis is conducted at a switching frequency of 4.6 kHz using MATLAB/Simulink software. The
inverter is supplied with a 150-V DC voltage (3Vdc equals 150 V) and connected to a Y-connected load of
30.5 
 per phase. For comparison purposes the power loss assessment of the equivalent diode-clamped inverter
is also carried out with the application of the conventional space vector modulation at the same switching
frequency. Figure 3 shows the power losses generated by both inverters at a reference voltage amplitude of
80%. The proposed inverter records a total power loss of 17.17% less than that of the diode-clamped inverter.
Most of the losses are contributed by the conduction loss in the IGBTs and diodes. In the proposed inverter
59.02% of the total power loss is due to the IGBT conduction loss and 37.14% comes from the diode conduction
loss. As for the diode-clamped inverter, IGBT and diode conduction losses contribute to 86.36% and 6.41% of
the total power loss respectively. The smaller number of IGBTs used in the proposed inverter clearly plays a
signicant role in reducing the total power loss despite the increase in the number of diodes. If only conduction
and switching losses are considered in estimating eciency, then the proposed inverter has higher eciency
(95.65%) as compared with the eciency of the diode-clamped inverter (94.76%).
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Figure 3. Power loss comparison.
5. Results verication
5.1. Simulation
Computer simulation is carried out as the rst step to verify that the proposed inverter can function as expected
according to the PWM principles presented above. For this purpose MATLAB/Simulink software is used. The
input DC voltage is set to generate 150 V and a three-phase Y-connected load of 30.5 
 and 68 mH per phase is
used. The modied space vector modulation is employed with a switching frequency of 4.6 kHz to generate the
PWM switching signals. To have a meaningful comparative analysis, the conventional space vector modulation
technique with the same switching frequency is also simulated for the equivalent diode-clamped inverter.
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Figure 4 provides the simulation results. Figure 4a shows the line-to-line voltage, which veries the
presence of 7 voltage levels; in Figure 4b the corresponding harmonic spectrum is given. These results are
obtained at a reference voltage amplitude of 80% from the maximum value. Results for the case of 50%
reference voltage amplitude are displayed in Figures 4c and 4d, while those that represent the case of 20%
reference voltage amplitude are depicted in Figures 4e and 4f. In order to evaluate the performance of the
proposed inverter with the novel modulation technique as opposed to that of the diode-clamped counterpart
with conventional space vector modulation, both total harmonic distortion (THD) and the fundamental voltage
amplitude are studied and the results are displayed in Figures 5a and 5b, respectively.
Figure 4. Simulation results: (a) line-to-line voltages at 80% amplitude; (b) harmonic spectrum at 80% amplitude;
(c) line-to-line voltages at 50% amplitude; (d) harmonic spectrum at 50% amplitude; (e) line-to-line voltages at 20%
amplitude; (f) harmonic spectrum at 20% amplitude.
The THD results reect a close agreement between the 2 inverters for all reference voltage amplitudes
except at 50% amplitude, where the absence of the 6 voltage vectors stated earlier causes an increase in THD
of 15.86%. In terms of the fundamental voltage amplitude, however, it appears that both inverters portray an
upward trend as the reference voltage amplitude increases. It is important to note that the proposed inverter
records higher fundamental voltage values for reference voltage amplitudes bigger than 50%, thus proving
another advantageous trait of the proposed inverter.
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(a) Line-to-line THD comparison                                        (b) Line-to-line fundamental voltage comparison
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Figure 5. Performance comparison between the proposed inverter and the equivalent diode-clamped inverter:
(a) line-to-line THD comparison; (b) line-to-line fundamental voltage comparison.
5.2. Experiment
Practical experiments are carried out as the next step to prove that the proposed inverter can be implemented
in a real-time environment. The inverter is built using 600-V IGBTs as power switches, gate drive circuits, and
a dead band generation circuit. Each bidirectional switch consists of 1 IGBT and four 30-A, 1200-V hyperfast
diodes. A resistive load of 30.5 
, coupled with a 68-mH inductor per phase with Y connection, is used. The
modied space vector modulation algorithm is implemented on a DSP controller board eZdsp F2812. The
xed-point TMS320F2812 DSP processor executes the algorithm at a sampling frequency of 4.6 kHz. Figures 6
and 7 show the experimental setup and its block diagram.
Figure 6. Experimental setup. Figure 7. Block diagram of the experimental setup.
Figure 8 displays the gating pulses for all switches at 80% reference voltage amplitude whereby the
inverter is able to generate 7-level line-to-line voltages. Figure 9 is used to investigate the impact of variation of
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the reference voltage amplitude on the inverter's output voltage magnitude and quality. It can be seen that as
the reference voltage amplitude increases, the number of line-to-line voltage levels also rises. Figure 9a shows
the representation of the 7-level waveform obtained at 80% amplitude and the corresponding harmonic spectrum
is provided in Figure 9b. A 5-level waveform and its harmonic spectrum, both measured at 50% amplitude, are
displayed in Figures 9c and 9d respectively. For a 3-level waveform and the harmonic spectrum captured at
20% amplitude, Figures 9e and 9f are given respectively.
 
QA1, QA2  and QA3          QB1, QB2  and QB3         QC1, QC2  and QC3              QX  and QY    
Figure 8. Gating signals at 80% reference voltage amplitude.
Figure 9. Experimental results: (a) line-to-line voltages at 80% amplitude; (b) harmonic spectrum at 80% amplitude;
(c) line-to-line voltages at 50% amplitude; (d) harmonic spectrum at 50% amplitude; (e) line-to-line voltages at 20%
amplitude; (f) harmonic spectrum at 20% amplitude.
Harmonics analysis is performed to further study the eect on the THD for the 3-level, 5-level, and 7-
level waveforms. As expected, a better harmonic spectrum is achieved as reference voltage amplitude increases.
THD also decreases from 61.7% at 20% amplitude to 36.9% at 50% amplitude. Further reduction is seen at 80%
amplitude with a measurement of 14.9% THD. At 20% amplitude, 9 harmonic components record magnitudes
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higher than 10.0% of the fundamental component, with the 49th harmonic being the most signicant, indicating
15.97%. Although only 2 harmonic components reach magnitudes higher than 10.0% at 50% amplitude, the 5th
(23.5%) and the 11th (10.0%) harmonics, the fact that those dominant harmonics are of low order contributes
to the signicant increase in the THD. For 80% amplitude all harmonic components are of magnitudes below
5%, with the highest being 4.2% at the 40th harmonic.
While THD decreases, the rms voltage magnitude certainly increases from 29.9 V at 20% amplitude to
56.3 V at 50% amplitude and 103.3 V at 80% amplitude. These experimental results are in accordance with
the simulation results. Figure 10 provides the comparative details between the 2 sets of results in terms of
THD and fundamental voltage magnitudes. This shows the validity of the practical feasibility of the proposed
inverter with the modied space vector modulation technique.
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6. Conclusion
In this paper, a new multilevel inverter generating 7-level line-to-line output voltages that uses the minimum
number of power switches (only 11 switches as opposed to other equivalent topologies) has been presented. The
signicant reduction in the number of switches is achieved by sharing two bidirectional switches (QX and QY )
among the three phases, thus greatly reducing complexity. Although the number of diodes employed increases
through the use of bidirectional switches, the fact that diodes are much cheaper than power switches such as
IGBTs contributes to a reduction in the overall cost. Less overall heat dissipation can still be achieved with the
proposed inverter due to the lower number of IGBTs even though the diode's heat loss is usually higher than
that of the IGBTs. Despite the elimination of
p
3Vdc voltage vectors, voltage control can still be eectively
achieved using the modied space vector modulation technique. From the results obtained, the proposed inverter
shows similar performance to that of the equivalent diode-clamped inverter. In fact, for high reference voltage
amplitudes the proposed inverter slightly outperforms the benchmark inverter. To fully exploit the advantages
of the 7-level output that oers a better harmonic spectrum and a higher voltage magnitude, the inverter has
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to operate within the optimum range of the reference voltage amplitude, i.e. higher than 54.2%. The fact that
two bidirectional switches are shared among the three phases makes the proposed topology unique in its kind.
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